HOME
DESIGN CONCEPTS
- Binary Numerals Boolean Algebra
BASIC GATE
- NOT Gate OR Gate AND Gate NOR Gate NAND Gate XOR Gate
UNIVERSAL
- NAND - Inverter NAND - The AND Gate NAND - The NOR Gate NAND - The OR Gate NAND - The XOR Gate NOR - The Inverter
  NOR - The AND Gate NOR - The NOR Gate NOR - The OR Gate NOR - The XOR Gate MUX - The Inverter MUX - The AND Gate
  MUX - The NOR Gate MUX - The OR Gate MUX - The NAND Gate MUX - The XOR Gate
COMBINATIONAL
- Four Bit Adder-Subtractor 4-bit Signed Comparator BCD Adder 4X4 Multiplier Circuit Half-Adder Full-Adder
  Half-Subtractor Full-Subtractor BCD to Excess-3 1 to 2 Decoder 2 to 4 Decoder 2x4 Decoder Enable Input
  3 to 8 Decoder 4 Input Priority Encoder 2 to 1 Multiplexer 4 to 1 Line Multiplexer Quadruple 2 to 1 Mux 1 to 4 Demultiplexer
MULTIVIBRATOR
- Basic R/S Nor Latch Gated R/S Nand Latch Gated D Latch Nand Base Gated D Latch Nor Base Data Latch RS Base RS Nor Latch with Enable
  R/S Nand Latch FlipFlop Hierarchy J K FlipFlop Master Slave D FlipFlop Master Slave JK FlipFlop SR Master Slave FlipFlop
  Toggle Flipflop Positve Edge Triggered D FlipFlop
SEQUENCER
- Johnson Counter 4-Bit Counter w/ D-Flipflop 4-Bit Modulo-16 JK Binary Counter Modulo-16 Counter w/ Parallel Loading Parallel Register
  JK Shift Register S/R 6-Bit Shift Register 4-Bit Parallel Access Shift Register 4-Bit Universal Shift Register Up Counter w/ Toggle FF
  Down Counter w/ Toggle FF Up/Down Counter w/ Toggle FlipFlop Set Reset Parallel Shift Register
FSM
- Serial Adder Moore FSM: Control Circuit for Automatic Door
VHDL
GARAGE
SHORT FILMS
COMMUNITY

THE 3 TO 8 DECODER VHDL PROGRAM
by Isai Damier

VHDL Program:

Test Bench:

VHDL LIBRARY

THE 3 TO 8 DECODER VHDL PROGRAM
by Isai Damier

VHDL Program:

Test Bench:

BASIC GATE PROGRAMS

COMBINATIONAL PROGRAMS

MULTIVIBRATOR PROGRAMS

THE 3 TO 8 DECODER VHDL PROGRAM by Isai Damier

VHDL Program:

Test Bench:

BASIC GATE PROGRAMS

COMBINATIONAL PROGRAMS

MULTIVIBRATOR PROGRAMS

THE 3 TO 8 DECODER VHDL PROGRAM
by Isai Damier